

UNITED STATES PATENT AND TRADEMARK OFFICE

UNITED STATES DEPARTMENT OF COMMERCE
United States Patent and Trademark Office
Address: COMMISSIONER FOR PATENTS
P.O. Box 1450
Alexandria, Virginia 22313-1450
www.usplo.gov

APPLICATION NO.	FILING DATE	FIRST NAMED INVENTOR		ATTORNEY DOCKET NO.	CONFIRMATION NO.
09/981,620	10/16/2001	Richard L. Coulson		5038-118	6345
8791	7590 04/30/2004			EXAMINER	
BLAKELY SOKOLOFF TAYLOR & ZAFMAN 12400 WILSHIRE BOULEVARD, SEVENTH FLOOR			, r	VERBRUGGE, KEVIN	
	ES, CA 90025	VENTH FLOOR	,	ART UNIT PAPER NUME	PAPER NUMBER
		o de la companya de	<u> </u>	2188	1-7
		i de la companya de l		DATE MAILED: 04/30/2004	

Please find below and/or attached an Office communication concerning this application or proceeding.

56

			_ < 1
, ————————————————————————————————————	Application No.	Applicant(s)	96
	09/981,620	COULSON, RICHARD L.	
Office Action Summary	Examiner	Art Unit	
	Kevin Verbrugge	2188	
The MAILING DATE of this communication a Period for Reply	ppears on the cover sheet w	ith the correspondence address	s
A SHORTENED STATUTORY PERIOD FOR REF THE MAILING DATE OF THIS COMMUNICATION - Extensions of time may be available under the provisions of 37 CFR after SIX (6) MONTHS from the mailing date of this communication. - If the period for reply specified above is less than thirty (30) days, a relif NO period for reply is specified above, the maximum statutory perions - Failure to reply within the set or extended period for reply will, by state Any reply received by the Office later than three months after the main earned patent term adjustment. See 37 CFR 1.704(b).	I. 1.136(a). In no event, however, may a eply within the statutory minimum of third will apply and will expire SIX (6) MON tute. cause the application to become A.	reply be timely filed ty (30) days will be considered timely. JTHS from the mailing date of this commun BANDONED (35 U.S.C. § 133)	nication.
Status			
1) Responsive to communication(s) filed on 18	March 2004.		
2a) This action is FINAL . 2b) ⊠ Th	nis action is non-final.		
3) Since this application is in condition for allow closed in accordance with the practice under		•	rits is
Disposition of Claims			
4) ☐ Claim(s) 1-37 and 40-84 is/are pending in th 4a) Of the above claim(s) is/are withdress. 5) ☐ Claim(s) is/are allowed. 6) ☐ Claim(s) 1-37 and 40-84 is/are rejected. 7) ☐ Claim(s) is/are objected to. 8) ☐ Claim(s) are subject to restriction and	rawn from consideration.		
Application Papers			
9) The specification is objected to by the Examin			
10) The drawing(s) filed on is/are: a) a			
Applicant may not request that any objection to the Replacement drawing sheet(s) including the corre	- · · · · · · · · · · · · · · · · · · ·	` '	4047-1
11) The oath or declaration is objected to by the			
Priority under 35 U.S.C. § 119			
12) Acknowledgment is made of a claim for foreign a) All b) Some * c) None of: 1. Certified copies of the priority docume 2. Certified copies of the priority docume 3. Copies of the certified copies of the priority docume application from the International Bure * See the attached detailed Office action for a list	nts have been received. nts have been received in A iority documents have been au (PCT Rule 17.2(a)).	pplication No received in this National Stag	e
Attachment(s) 1) Notice of References Cited (PTO-892) 2) Notice of Draftsperson's Patent Drawing Review (PTO-948) 3) Information Disclosure Statement(s) (PTO-1449 or PTO/SB/0 Paper No(s)/Mail Date 14.	Paper No(s	Summary (PTO-413) s)/Mail Date nformal Patent Application (PTO-152) 	

Art Unit: 2188

DETAILED ACTION

Continued Examination Under 37 CFR 1.114

A request for continued examination under 37 CFR 1.114, including the fee set forth in 37 CFR 1.17(e), was filed in this application after final rejection. Since this application is eligible for continued examination under 37 CFR 1.114, and the fee set forth in 37 CFR 1.17(e) has been timely paid, the finality of the previous Office action has been withdrawn pursuant to 37 CFR 1.114. Applicant's submission filed on 3/18/04 has been entered.

Response to Amendment

This non-final Office action is in response to Amendment D, paper #16, filed 3/18/04 by fax which amended claims 51, 55-57, 59, 62, and 65-67 and added new claims 73-84. Claims 1-37 and 40-84 are therefore pending. All objections and rejections not repeated below are withdrawn.

Amendment C, paper #12, was filed on 11/4/03 and received in the mailroom on 11/7/03. It was entered in the file on 11/20/03. Since the Examiner completed the final rejection on 11/6/03, he was not aware of Amendment C when completing the final rejection. However, since the amendments of Amendment C have been incorporated into Amendment D, Amendment C will not be discussed further.

Art Unit: 2188

Claim Rejections - 35 USC § 103

The following is a quotation of 35 U.S.C. 103(a) which forms the basis for all obviousness rejections set forth in this Office action:

(a) A patent may not be obtained though the invention is not identically disclosed or described as set forth in section 102 of this title, if the differences between the subject matter sought to be patented and the prior art are such that the subject matter as a whole would have been obvious at the time the invention was made to a person having ordinary skill in the art to which said subject matter pertains. Patentability shall not be negatived by the manner in which the invention was made.

Claims 1-37 and 40-84 are rejected under 35 U.S.C. 103(a) as being unpatentable over U.S. Patent 5,860,083 to Sukegawa in view of US 2002/0160116 A1 to Nordal et al.

Regarding claims 1, 2, 8, 9, 15, 16, 17, 19, 20, 21, 26, 27, 28, 29, 30, 31, 34, 35, 36, 37, 73, 74, 75, 80, 81, 82, 83, and 84, Sukegawa shows the claimed hard disk as hard disk drive (HDD) 2 in Fig. 1. He shows the claimed cache memory as non-volatile cache area 10C inside flash memory unit 1. He shows the claimed memory controller as cache system controller 3.

Sukegawa's memory controller determines if a memory request can be satisfied by accessing the cache memory as claimed. If it can be satisfied by the cache (such as when a read request or a write request hits the cache), then it is satisfied by the cache (see Sukegawa column 7, 30-39). If it cannot be satisfied by the cache (such as when a write misses the cache), then it is queued up and executed when the hard disk drive is accessed as claimed (see Sukegawa column 10, lines 5-17).

Art Unit: 2188

Sukegawa does not teach that his non-volatile memory is a polymer ferroelectric memory, however it would have been obvious to one of ordinary skill in the art at the time the invention was made to make it so for the attendant advantages of polymer ferroelectric memory. Nordal teaches that it was known to use polymer ferroelectric memories for nonvolatile storage purposes in paragraph 0003, particularly the first sentence where he teaches that "ferroelectric polymers ... and other classes of polymers with ferroelectric or electret properties are now also being developed for use as memory films in non-volatile data storage devices."

As taught by Nordal, polymer ferroelectric memory was a known type of nonvolatile memory at the time of the invention and it therefore would have been an obvious choice to use for the nonvolatile memory in Sukegawa's device. It would have been obvious to one of ordinary skill in the art at the time the invention was made to use a polymer ferroelectric memory for the design benefits that it provides.

Regarding claim 3, Sukegawa's memory controller processes digital signals and is therefore a digital signal processor. If Applicants dispute this interpretation of DSP, then specific reference must be made to the specification to show why this interpretation of DSP is inappropriate.

Regarding claim 4, Sukegawa's memory controller is an integrated circuit with a specific application (controlling memory) and is therefore an ASIC. If Applicants dispute

Art Unit: 2188

this interpretation of ASIC, then specific reference must be made to the specification to show why this interpretation of ASIC is inappropriate.

Regarding claims 5, 32, and 33, Sukegawa does not teach that his cache system controller comprises software running on a host processor. However, he shows a host processor as host system 4 in Fig. 1 and it would have been obvious to one of ordinary skill in the art at the time the invention was made to implement the cache system controller in software to make it more flexible, upgradeable, etc.

Regarding claim 6, Sukegawa 's memory controller resides with the cache in the apparatus of Fig. 1.

Regarding claim 7, Sukegawa's memory controller is shown separate from the cache and the hard disk as claimed.

Regarding claims 10, 11, 22, and 23, Sukegawa teaches that queuing up memory writes reduces the frequency of access to his disk drive thereby saving power at column 10, lines 5-17. Furthermore, at column 7, lines 8-12 he explicitly teaches that the BIOS can start the system without activating the disk drive, thereby saving power. From these two passages, it is clear that in some situations, accessing Sukegawa's hard disk comprises spinning up the hard disk first, as claimed.

Art Unit: 2188

Furthermore, it would have been obvious to one of ordinary skill in the art at the time the invention was made to spin down the hard disk whenever activity was low to save power. The question of when to spin it down is a design choice taking into account power savings vs. performance degradation. In any case, once the disk is spun down, further accesses to the disk require it to be spun up first, as claimed.

Regarding claims 14, 18, and 53, Sukegawa does not teach determining if queued operations are desirable and then performing only the operations that are desirable. However, Official Notice is taken of queue operation techniques whereby more recent queue entries make older queue entries obsolete and therefore undesirable. Those undesirable queue entries are then deleted to avoid wasted operations. This typically includes memory requests to the same address where a first write to a certain address is made obsolete by a later write to the same address, for example. Since the first write is still in the queue (and has therefore not been written to memory) when the second write to the same address is placed in the queue, the first write can be deleted with no consequence to program operation as long as there are no intervening reads to that same address.

Regarding claims 40, 41, 42, 43, 45, 46, 47, 48, 49, 50, 51, 52, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 64, 65, 67, 68, 72, 76, 77, 78, and 79, Sukegawa's device clearly can begin operation without spinning up the hard disk as discussed in the rejection of claim 10. His BIOS reads the necessary data from the flash memory to boot up the

Art Unit: 2188

machine and get the operating system and one or more application programs up and running. Furthermore, he clearly teaches queuing first access requests (new data writes) as discussed in the rejection of claim 1.

What he doesn't say but what is readily apparent is that once certain access requests (such as reads) are received that cannot be satisfied from the flash memory, the hard disk must be spun up to satisfy the requests. What is obvious is that once the disk is then spun up, the queued requests can quickly and efficiently be "unqueued" or sent to the disk, completing them as claimed.

Regarding claims 12, 13, 24, 25, 44, 66, and 69, Sukegawa does not mention prefetches, but Official Notice is taken that prefetching was well-known in the art at the time of the invention. It would have been obvious to one of ordinary skill in the art at the time the invention was made to implement prefetching in Sukegawa's device to improve system operation by fetching data before it was needed to reduce operation time (the known benefit of prefetching).

One of the more effective uses of prefetching is for sequential streams. Once a processor determines that a request is part of a sequential stream, prefetching is implemented to obtain subsequent data of the sequential stream before it is actually needed so that when it is actually needed, it already resides in the cache and can be accessed quickly from the cache. If a request is not part of a sequential stream, prefetching may or may not be useful (overly aggressive prefetching results in storing data in the cache that will never be used, forcing data in the cache that would have

Page 8

been used again to be thrown out). Prefetching is always a design tradeoff between gaining the speed advantage of having prefetched data in the cache before it is actually requested and throwing out data that will be used again to make room for prefetched data that might not be used. The small size of a cache is what makes prefetching potentially more detrimental than beneficial to operating speed.

Regarding claims 70 and 71, Sukegawa does not disclose that his device caches data associated with a multimedia sequential stream, however, his device can be used with all kinds of data, including multimedia sequential streams.

Response to Arguments

Applicant's arguments have been considered but are not persuasive. Furthermore, they are rendered somewhat moot by the new grounds of rejection because Kitagawa is not used in the new grounds of rejection. However, the same reasoning that it would have been obvious to one of ordinary skill in the art at the time the invention was made to use a polymer ferroelectric memory in Kitagawa's device is used in the current grounds of rejection (Sukegawa in view of Nordal) so the arguments are addressed below.

In response to applicant's argument that there is no suggestion to combine the references, the examiner recognizes that obviousness can only be established by combining or modifying the teachings of the prior art to produce the claimed invention where there is some teaching, suggestion, or motivation to do so found either in the

Art Unit: 2188

references themselves or in the knowledge generally available to one of ordinary skill in the art. See *In re Fine*, 837 F.2d 1071, 5 USPQ2d 1596 (Fed. Cir. 1988)and *In re Jones*, 958 F.2d 347, 21 USPQ2d 1941 (Fed. Cir. 1992).

In this case, Kitagawa describes his non-volatile memory 16 at column 4, lines 27-37 where he teaches that "The non-volatile memory 16, which is a key feature of the present invention, stores data sent from the main processor 15. The non-volatile memory 16 retains the contents thereof even if the electrical power 100 is turned off [this is the definition of non-volatile]. In this exemplary embodiment, the non-volatile memory 16 includes a flash memory. A random access memory having a back-up battery can also be used as the non-volatile memory 16. However, it should be understood that non-volatile memory does not include disk memories such as a magnetic disk memory and an optical disk memory."

In this passage, Kitagawa explicitly teaches that his non-volatile memory 16 can be a flash memory or a RAM memory with a battery. He also teaches that it cannot be a disk memory (presumably because of the high latency of disk memories, remembering that one of Kitagawa's purposes for the non-volatile memory is to provide data more quickly than a disk can do). This teaching of two types of non-volatile memory (flash and RAM with battery) that would be acceptable in his system and one type that would not be acceptable (disk memories) is a clear suggestion to the skilled artisan that any non-volatile memory other than disk memories would be acceptable, motivating the skilled artisan to substitute any type of non-volatile memory except disk memories.

Art Unit: 2188

The skilled artisan was aware of other types of non-volatile memories at the time of the invention (including the claimed polymer ferroelectric memory disclosed by Nordal) and would have been motivated to substitute them into Kitagawa's device for their attendant advantages after weighing the benefits and tradeoffs of each one. The Applicant himself has admitted (at page 23, line 4 and following) that these tradeoffs include "cost, size, density or storage capacity, manufacturability, power consumption, access time, cycling characteristics."

Applicant argues that there is nothing in Nordal's disclosure to suggest that a ferroelectric or polymer memory may be suitable as part of a disk memory apparatus, but this is the wrong test for prima facie obviousness. It is not up to Nordal to suggest each and every type of device that might benefit from his new type of non-volatile memory device. Rather it is up to those skilled in the art to read his disclosure and determine where to use his memory device.

Finally, not only is there a suggestion within Kitagawa's disclosure to use different types of non-volatile memory, but the idea of substituting any acceptable memory is also present in the knowledge generally available to one of ordinary skill in the art. Many types of memory exist, and all perform the basic function of storing data for later retrieval. The skilled artisan is familiar with all of them and chooses one or the other based on various tradeoffs including those mentioned above.

Since we presume the skilled artisan was aware of Nordal's disclosure at the time of the invention of the instant application, we determine that it would have been obvious to that skilled artisan to use Nordal's non-volatile memory in Kitagawa's device

Art Unit: 2188

for the attendant advantages of that particular type of non-volatile memory (simple manufacturing and high density which together produce a large and inexpensive device).

Similar arguments apply to the new grounds of rejection.

In response to applicant's argument that the examiner's conclusion of obviousness is based upon improper hindsight reasoning, it must be recognized that any judgment on obviousness is in a sense necessarily a reconstruction based upon hindsight reasoning. But so long as it takes into account only knowledge which was within the level of ordinary skill at the time the claimed invention was made, and does not include knowledge gleaned only from the applicant's disclosure, such a reconstruction is proper. See *In re McLaughlin*, 443 F.2d 1392, 170 USPQ 209 (CCPA 1971). In this case, the Examiner's reconstruction takes into account only the knowledge of polymer ferroelectric memories which was within the level of ordinary skill at the time the invention was made, so the reconstruction is proper.

Conclusion

Any inquiry concerning a communication from the Examiner should be directed to the Examiner by phone at (703) 308-6663.

Any response to this action should be labeled appropriately (serial number, Art Unit 2188, and After-Final, Official, or Draft) and mailed to Commissioner for Patents, Washington, D.C. 20231, faxed to (703) 872-9306, or delivered to Crystal Park 2, 2121 Crystal Drive, Arlington, VA, 4th Floor Receptionist.

Art Unit: 2188

Page 12

Information regarding the status of an application may be obtained from the Patent Application Information Retrieval (PAIR) system. Status information for published applications may be obtained from either Private PAIR or Public PAIR. Status information for unpublished applications is available through Private PAIR only. For more information about the PAIR system, see http://pair-direct.uspto.gov. Should you have questions on access to the Private PAIR system, contact the Electronic Business Center (EBC) at 866-217-9197.

Kevin Verbrugge **Primary Examiner**

4/27/04